

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 03: Architectural Styles of VHDL

Ming-Chang YANG mcyang@cse.cuhk.edu.hk

Recall: Basic Structure of a VHDL File

A VHDL file

Library Declaration

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all;

Entity Declaration

Define the <u>signals</u> to be seen outside <u>externally</u> (I/O pins)

Architecture Body Define the internal operations of the entity (desired functions)

Outline



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Data Flow: Use Concurrent Statements

- Data flow design method uses concurrent statements instead of sequential statements.
 - Concurrent statements can be interchanged freely.
 - There's no "execution order" for concurrent statements.

```
1 library IEEE; %Vivado2014.4 tested ok
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity eqb comp4 is
  port (a, b: in std logic vector(3 downto 0);
 4
         equals, bigger: out std logic);
 5
  end eqb comp4;
 6
 7 architecture dataflow4 of eqb comp4 is
  begin
 8
     equals <= '1' when (a = b) else '0'; --concurrent
 9
10 bigger <= '1' when (a > b) else '0'; --concurrent
11 end dataflow4;
```

CENG3430 Lec03: Architectural Styles of VHDL

Lines 9 & 10 will be executed whenever signal a or b (or both) changes. 4

Student ID:	Date:
Name:	

- Draw the schematic circuit of this code:
- 1 library IEEE; --Vivado 14.4
- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity abc is
- 4 port (a,b,c: in std_logic;
- 5 y: out std_logic);
- 6 end abc;
- 7 architecture abc_arch of abc is
- 8 signal x : std_logic;
- 9 begin
- 10 x <= a nor b;
- 11 $y \leq x$ and c;
- 12 end abc_arch;

Answer:

Outline




- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Structural Design: Use "port map"



• Structural Design: Like a circuit but describe it by text.



Connected by **port map** in the architecture body of the top-level design module

Design Steps:


Step 1: Create entities Step 2: Create components from entities Step 3: Use "port map" to relate the components CENG3430 Lec03: Architectural Styles of VHDL

Step 1: Create Entities



С

С




Step 2: Create Components



component and2 --create components- port (a,b: in std_logic; c: out std_logic);
end component;

component or2 --create components- port (a,b: in std_logic; c: out std_logic);
end component;

a b c



Step 3: Connect Components



label1 & label 2 are line labels


begin

→ label1: and2 port map (in1, in2, inter_sig);

→ label2: or2 port map (inter_sig, in3, out1);

end test_arch;

Lines can be interchanged for the same circuit design.



Put Together: A Running Example



1	library IEEE;	1	library IEEE; Top-level Module
2	use IEEE.STD LOGIC 1164.ALL;		use IEEE.STD LOGIC 1164.ALL;
3	entity and2 is Step 1	3	
4	port (a,b: in STD LOGIC;	4	entity test is
5	c: out STD_LOGIC);	5	<pre>port (in1: in STD_LOGIC; in2: in STD_LOGIC;</pre>
6	end and2;	6	in3: in STD_LOGIC;
7	architecture and2_arch of and2 is	7	out1: out STD_LOGIC);
8	begin	8	end test;
9	$c \ll a$ and $b;$	9	architecture test_arch of test is
10	end and2_arch;	10	component and 2create component Step 2
11		11	
12	library IEEE;	12	end component ;
13	use IEEE.STD_LOGIC_1164.ALL;	13	component or2create component
14	entity or2 is Step 1	14	<pre>port (a,b: in std_logic; c: out std_logic);</pre>
15	port (a,b: in STD_LOGIC;	15	end component ;
16	c: out STD_LOGIC);	16	signal inter_sig: std_logic;
17	end or2;	17	begin Step 3
18	architecture or2_arch of or2 is	18	<pre>label1: and2 port map (in1, in2, inter_sig);</pre>
19	begin	19	<pre>label2: or2 port map (inter_sig, in3, out1);</pre>
20	$c \le a \text{ or } b;$	20	end test_arch;inter_sig
	end or2_arch;		in1 out1
CE	ENG3430 Lec03: Architectural Styles of VHDL		in3 12

Student	ID :
Name:	

- Date:
- Draw the schematic diagram for the following lines:

i label_u0: and2 port map (a, c, x);

ii label_u1: or2 port map (b, x, y);

- When will lines i and ii be executed? Answer: ______
- Complete lines i and ii if the circuit is as follows:
- i label_u0: ii label_u1: _____ a _____ y c

Another Running Example



out1


```
entity test and and 2 is
                                            inter sig
port ( in1: in STD LOGIC;
                                  in1
                                  in2
       in2: in STD LOGIC;
                                  in3
       in3: in STD LOGIC;
      out1: out STD LOGIC
  );
end test and and 2;
architecture test and and2 arch of test and and2 is
component and2
                                                   No need to create the
                                                   component for the same
  port (a, b: in std_logic; c: out std_logic);
                                                   entity for several times
end component ;
signal inter sig: std logic;
begin
                                                        But you can use
    label1: and2 port map (in1, in2, inter sig);
                                                        the component
    label2: and2 port map (inter sig, in3, out1);
                                                        multiple times
end test andand2 arch;
```

Student ID:	
Name:	

Date:

• Draw the schematic diagram and fill in the truth table for the following the half-adder:

```
library IEEE; --Vivado 14.4 ok
use IEEE.STD LOGIC 1164.ALL;
entity half adder is -- another example
                                         Х
port ( x: in bit; y: in bit;
      sum: out bit; carry: out bit );
end half adder;
architecture arch of half adder is
                                         У
component xor2
  port(a,b: in bit; c: out bit);
end component;
component and2
  port(a,b: in bit; c: out bit);
end component;
begin
   label1: xor2 port map (x, y, sum);
   label2: and2 port map (x, y, carry);
end arch;
CENG3430 Lec03: Architectural Styles of VHDL
```



input		output	
x	У	carry	sum

Structural vs. Data Flow



Structural

```
(port map)
architecture test arch of test is
component and2
 port (a,b: in std logic;
          c: out std logic);
end component ;
component nor2
 port (a,b: in std logic;
          c: out std logic);
end component ;
signal x: std logic;
begin
  label1: nor2 port map (a, b, x);
  label2: and2 port map (x, c, y);
end test arch;
```


CENG3430 Lec03: Architectural Styles of VHDL

Data Flow

(concurrent statements)

```
architecture test_arch of test is
signal x : std_logic;
begin
x <= a nor b;
y <= x and c;</pre>
```

end test_arch;



Outline



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Behavioral Design: Use "process"



- Behavioral design is sequential – Just like a sequential program
 Statement 1 Statement 2 Statement 3

 The keyword is "process": end of the sequence of the seque
- The keyword is "process":
 - The main character is "process (sensitivity list)".
 - A process is executed when one (or more) of the signals in the sensitivity list changes.
 - Statements inside a process are sequentially executed.

Behavioral Design Example

```
library IEEE; --vivado14.4
use IEEE.STD_LOGIC_1164.ALL;
entity eqcomp4 is
port (a, b: in std_logic_vector(3 downto 0);
     equals: out std_logic);
end eqcomp4;
architecture behavioral of eqcomp4 is
begin
```

```
begin

    if a = b then

        equals <= '1';

    else

        equals <= '0';

    end if;

end process;
```

```
end behavioral;
```

Sequential Execution:

Statements inside a process are sequentially executed.



Recall: What we have done in Lab01



Hardware

Simulation

```
architecture Behavioral of AND TEST is
entity AND Gate is
                                    component AND Gate
    port ( A: in STD LOGIC;
            B: in STD LOGIC;
            C : out STD LOGIC);
end AND Gate;
architecture AND arch of
                                    begin
AND Gate is
begin
    C \leq A and B;
end AND arch;
         1) It is legal to have a
            process WITHOUT a
            sensitivity list.
         2) Such process MUST have
            some kinds of time-delay
            or wait (see Lec04).
```

CENG3430 Lec03: Architectural Styles of VHDL

port(A, B: in STD LOGIC; C: out STD LOGIC); end component; signal ai, bi: STD LOGIC; signal ci: STD LOGIC; AND Gate port map (A => ai, B => bi,

C => ci);

process

```
begin
```

```
ai <= '0'; bi <= '0';
wait for 100 ns;
ai <= '1'; bi <= '0';
wait for 100 ns;
ai <= '0'; bi <= '1';
wait for 100 ns;
ai <= '1'; bi <= '1';
wait;
```

end process;

```
end Behavioral;
```

Outline



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Concurrent vs. Sequential Statements


Concurrent Statement

- Statements inside the architecture body can be executed concurrently, except statements enclosed by a process.
- ② Every statement will be <u>executed once</u> whenever <u>any</u>
 <u>signal in the statement</u> changes.
 ³
- Sequential Statement
 - ① Statements within a **process** are executed sequentially, and the result is obtained when the process is complete.
 - ② process (sensitivity list): When one or more signals in the sensitivity list change state, the process executes once.
 - ③ A process can be treated as one concurrent statement in the architecture body.

Concurrent with Sequential



- 1 library IEEE; --vivado14.4 ok
- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity conc_ex is




- 4 port (in1,in2,in3: in std_logic;
- 5 out1,out2 : inout std_logic);
- 6 end conc_ex;
- 7 architecture for_ex_arch of conc_ex is
- 8 begin
- 9 process (in1, in2)
- 10 begin
- 11 out1 <= in1 and in2;</pre>
- 12 end process;

The process (9-12) and line 13 are concurrent and can be interchanged!

- 13 out2 <= out1 and in3; -- concurrent statement
- 14 end for_ex_arch;

Student ID: _	
Name:	

- Date:
- Use structural, data flow, and behavioral designs to implement the following circuit in VHDL:



Outline



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Design Constructions

- Concurrent: Statements that can be stand-alone
 - 1) when-else

- Concurrent: **OUTSIDE** process
- 2) with-select-when

- Sequential: Statements inside the process
 - 1) if-then-else
 - 2) case-when
 - 3) for-in-to-loop

Sequential – **INSIDE** process



Concurrent 1) when-else






1 library IEEE; 2 use IEEE.STD LOGIC 1164.ALL; 3 entity when ex is 4 port (in1, in2 : in std logic; 5 out1 : out std logic); 6 end when ex; 7 architecture when ex arch of when ex is Condition based 8 begin out1 <= '1' when in1 = '1' and in2 = '1' else '0'; 9 10 end when ex arch; when **condition** is true then out1 <= '1' otherwise then out1 <= '0'

Student ID:	Date:
Name:	

• Fill in line 9 using when-else:



1 library IEEE;

- 2 use IEEE.STD_LOGIC_1164.ALL;
- 3 entity when ex is
- 4 port (in1, in2 : in std_logic;
- 5 out1 : out std_logic);


6 end when ex;

- 7 architecture when ex_arch of when ex is
- 8 begin
- 9

10 end when ex_arch; CENG3430 Lec03: Architectural Styles of VHDL

Concurrent 2) with-select-when





- 1 library IEEE;
- 2 use IEEE.STD LOGIC 1164.ALL;
- 3 entity when ex is
- 4 port (in1, in2 : in std logic;
- 5 out1 : out std logic);
- 6 end when ex;
- 7 architecture when ex arch of when ex is
- begin 8

11


- with in1 select Signal based 9
- out1 <= in2 when '1', when in1='1' then out1 <= in2 10

'0' when others; <- when in1 = other cases *then out1 <= '0'* 12 end when ex arch;

Student ID:	 Date:
Name:	

• Fill in lines 9~11 using with-select-when:

- 1 library IEEE;
- 2 use IEEE.STD LOGIC 1164.ALL;
- 3 entity when ex is
- 4 port (in1, in2 : in std logic;
- 5 out1 : out std logic);
- 6 end when ex;
- 7 architecture when ex arch of when ex is
- begin 8
- 9 10 11
- 12 end when ex arch;







- Concurrent 1) when-else: Condition based
 out1 <= '1' when in1 = '1' and in2 = '1' else '0';
 when in1='1' and in2='1' then out1 <= '1', otherwise out <= '0'
- Concurrent 2) with-select-when: Signal based

Outline



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop

Sequential 1) if-then-else



in1 out1 in2 entity if ex is port(in1,in2: in std logic; out1: out std logic); end if ex; architecture if ex arch of if ex is begin process(b) begin **if** in1 = '1' and in2 = '1' **then** out1 <= '1'; else out1 <= '0'; end if; end process; end if ex arch;


CENG3430 Lec03: Architectural Styles of VHDL

if (cond) then
 statement;
end if;

if (cond) then
 statement1;
else
 statement2;
end if;

```
if (cond1) then
    statement1;
elsif (cond2) then
    statement2;
elsif ...
else
    statementn;
end if;
```

Sequential 2) case-when





1 entity test case is port (in1, in2: in std logic; 2 3 out1,out2: out std logic); 4 end test case; 5 architecture case arch of test case is signal b : std logic vector (1 downto 0); 6 begin 7 8 process (b)

 List line numbers of concurrent statements: Answer:

Date:

Student ID: _____

Name:

• Fill in the truth table:					
out1 <= '0'; out2 <= '1';	b(1)	b(0)	out1	out2	
<pre>out1 <= '1'; out2 <= '0';</pre>	0	0			
OULZ <= 0.0	0	1			
	1	0			

1

1

1 + 1	/_	'0';		
JULL		υ,		
	/	111.	b(1)	b(
)11T.Z	$\leq =$		\ - /	

- when "00" | "11" => 0 out2
- 13 when others → out1 ·

case b is

14

9

10

11

12

15

- end case;
- 16 end process;
- b <= in1 & in2; 17
- 18 end case arch;

begin

CENG3430 Lec03: Architectural Styles of VHDL

Concurrent vs. Sequential Constructions

104	Ex
20	SA -
	201
	R HO

Concurrent	Sequential
when-else	if-then-else
b <= "1000" when a = "00" else	if a = "00" then b <= "1000"
" 0100 " when a = "01 " else	elsif a = "01" then b <= "1000"
"0010" when a = "10 " else	elsif a = "10" then b <= "1000"
"0001" when a = "11";	else b <= "1000"
	end if;
with-select-when	case-when
with a select	case a is
b <= "1000" when "00",	when "00" => b <= "1000";
"0100" when "01",	when " 01 " => b <= "0100";
"0010" when "10",	when "10" => b <= "0010";
"0001" when "11";	when others => b <= "0001";
CENG3430 Lec03: Architectural Styles of VHDL	end case; 42

Sequential 3) loop (1/2)

CENG3430 Lec03: Architectural Styles of VHDL

library IEEE; in1(3:0) _out1(3:0) use IEEE.STD LOGIC 1164.ALL; entity for ex is port (in1: in std logic vector(3 downto 0); out1: out std logic vector(3 downto 0)); end for ex; architecture for ex arch of for ex is begin process (in1) while-loop process (in1) for-loop

variable i: integer := 0; begin for i in 0 to 3 loop begin out1(i) <= not in1(i);</pre> i := 0;while i < 4 loop end loop; out1(i) <= not in1(i);</pre> end process; i := i + 1;end loop; end for ex arch; end process;

Sequential 3) 100p (2/2)



• for-loop
for i in 0 to 3 loop
 out1(i) <= not in1(i);
end loop;</pre>

- No need to declare the loop index (e.g., i).
 - It is implicitly declared <u>within</u> the loop.
 - It may not be modified within the loop (e.g., i := i-1;).

for-loop is supported for synthesis.

CENG3430 Lec03: Architectural Styles of VHDL

while-loop
variable i: integer:=0;
...
while i < 4 loop
out1(i) <= not in1(i);
...
end loop;</pre>

- The while loop repeats if the <u>condition</u> tested is true.
 - The condition is tested before each iteration.
- while-loop is supported
 by some logic synthesis
 tools with restrictions.

https://www.ics.uci.edu/~jmoorkan/vhdlref/for_loop.html https://www.ics.uci.edu/~jmoorkan/vhdlref/while.html

Recall: 3 Different Data Objects



- Data objects are assigned types and hold values of the specified types.
- Data objects belong to one of three classes:
 - 1) Constants (Globla): Hold unchangeable values
 - E.g., constant width: INTEGER := 8;
 - 2) Signals (Globla): Represent physical wires
 - E.g., signal count: BIT := `1';
 - 3) Variables (Local): Used only by programmers for internal representation (less direct relationship to the synthesized hardware)
 - E.g., variable flag: BOOLEAN := TRUE;
- Data objects must be declared before being used.

Student ID:	Date:
Name:	

• Rewrite arch1 without a process()

architecture arch1 of ex1 architecture arch1 of ex1 is is begin begin process (in1) begin for i in 0 to 3 loop out1(i) <= not in1(i);</pre> end loop; end process; end for ex arch; end for ex arch;

Summary



- Architectural Design Methods
 - Data Flow Design (concurrent statements)
 - Structural Design ("port map")
 - Behavioral Design ("process")
- Concurrent vs. Sequential Statements
- Design Constructions
 - Concurrent: when-else, with-select-when
 - Sequential: if-then-else, case-when, loop